High Speed Architectures for Finding the First two Maximum/Minimum Values

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reduced Complexity MS Algorithm for Finding the First Two Minima in Tree Architectures

High speed architectures for finding the first two max/min values are of paramount importance in several applications, including iterative decoders and for proposed the adder and Low density parity check code (LDPC) has been implemented. The min-sum processing that it produces only two different output magnitude values irrespective of the number of incoming bit-to check messages. The new microa...

متن کامل

High-speed architectures for Reed-Solomon decoders

New high-speed VLSI architectures for decoding Reed–Solomon codes with the Berlekamp–Massey algorithm are presented in this paper. The speed bottleneck in the Berlekamp–Massey algorithm is in the iterative computation of discrepancies followed by the updating of the error-locator polynomial. This bottleneck is eliminated via a series of algorithmic transformations that result in a fully systoli...

متن کامل

Fair Queueing Architectures for High-Speed Networks

High-speed links in emerging communication networks require simple and efficient algorithms for apportioning bandwidth to competing connections. A single link may carry traffic for thousands of connections with different quality-of-service parameters, requiring scalable switch architectures that avoid performing operations for every connection or cell during each transmission slot. Still, effec...

متن کامل

High Speed Fpga Architectures for the Data Encryption Standard

Most modern security standards and security applications are de ned to be algorithm independent, that is, they allow a choice from a set of cryptographic algorithms for the same function. Since the Data Encryption Standard (DES) is currently the most widely used private-key encryption algorithm, DES is usually amongst them. Field Programmable Gate Arrays (FPGA) are recon gurable hardware device...

متن کامل

Evolution of High-Speed Operational Amplifier Architectures

Strengths and weaknesses of modern widebandwidth bipolar transistor operational amplifiers are investigated and compared with respect to bandwidth, slew rate, noise, distortion, and power. This paper traces the evolution of operational amplifier designs since vacuum tube days to give a perspective of the large number of circuit variations used over time. Of particular value is the ability to us...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2012

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2011.2174166